Home CAE Software reduces compile time for FPGAs and SoC FPGAs.
 

Keywords :   


CAE Software reduces compile time for FPGAs and SoC FPGAs.

2013-12-18 14:31:02| Industrial Newsroom - All News for Today

FPGA design software suite, Libero SoC v11.2, enhances productivity for designers using features in SmartFusion®2 SoC FPGAs and IGLOO®2 FPGAs. Along with incremental compilation option, features include System Builder with correct-by-construction, step-by-step guide for configuring and implementing system designs; SmartDesign design canvas tool; SmartPower maximum process power analysis and thermal analysis capabilities; and SmartDebug SERDES physical media attachment (PMA) analysis. This story is related to the following:CAE Software

Tags: time software reduces soc

Category:Industrial Goods and Services

Latest from this category

All news

01.10Boosting Membership Value
Industrial Goods and Services »
05.10Eastern North Pacific Tropical Weather Outlook
05.10Atlantic Tropical Weather Outlook
05.10Weekly Recap: BASF, Beckers, Allnex, Sherwin-Williams Top This Weeks Stories
05.10Hurricane Kirk Graphics
05.10Hurricane Kirk Forecast Discussion Number 24
05.10Hurricane Kirk Wind Speed Probabilities Number 24
05.10Hurricane Kirk Forecast Advisory Number 24
05.10Hurricane Kirk Public Advisory Number 24
More »