Home Clock Jitter Attenuator supports JESD204B interface standard.
 

Keywords :   


Clock Jitter Attenuator supports JESD204B interface standard.

2015-09-15 14:31:07| Industrial Newsroom - All News for Today

Delivering 50 fs jitter performance, 3.2 GHz Model HMC7044 supports JESD204B serial interface standard for connecting high-speed data converters and FPGAs operating in base station designs. Device generates source-synchronous and adjustable sample and frame alignment clocks in data converter system. Housed in 68-lead 10 x 10 mm LFCSP package, IC features 2 PLLs and overlapping, on-chip VCOs. It offers low phase noise of < -142 dBc/Hz at 800 kHz to 983.04 MHz output frequency.

Tags: standard interface supports clock

Category:Industrial Goods and Services

Latest from this category

All news

31.10Consolidated Financial Statements for the six-month period ended September 30, 2024
31.10Notice regarding the revision of the business results forecasts
Industrial Goods and Services »
04.11Markets appear restless
04.11Tropical Depression Eighteen Graphics
04.11Summary for Tropical Depression Eighteen (AT3/AL182024)
04.11Tropical Depression Eighteen Public Advisory Number 4A
04.11Telekom Srbija renews satellite services contract with SES
04.11Remnants of Patty Graphics
04.11Charter video customers down 294,000 in 3Q 2024
04.11Atlantic Tropical Weather Outlook
More »