Moving beyond JEDEC compliance, DDR Debug Toolkit provides test, debug, and analysis tools for entire DDR design cycle. With push of button, Read and Write bursts can be separated and eye diagrams for each can be displayed in real-time. Kit can identify root cause of problems with jitter analysis specifically designed for bursted DDR signals that conventional serial data tools cannot analyze. All DDR analysis can be performed simultaneously over 4 different measurement scenarios.