Home › EDA Software accelerates SoC verification closure.
 

Keywords :   


EDA Software accelerates SoC verification closure.

2014-01-20 14:31:17| Industrial Newsroom - All News for Today

For IP block-to-chip verification, Incisive v13.2 includes Trident engine that optimizes formal analysis, and constraint engine that speeds Universal Verification Methodology and SystemVerilog testbench simulation. IEEE 1647 e unit testing without simulation cuts debug time for testbench code. For SoC verification, program supports x-propagation to speed SoC reset and low-power simulations. Support for SystemVerilog IEEE 1800-2012 real number modeling enables faster mixed-signal simulation. This story is related to the following:Electronic Design Automation (EDA) Software |

Tags: software soc verification closure

Category:Industrial Goods and Services

Latest from this category

All news
31.10Consolidated Financial Statements for the six-month period ended September 30, 2024
31.10Notice regarding the revision of the business results forecasts
Industrial Goods and Services »
05.11Boeing strike ends as workers back 38% pay rise deal
05.11Tropical Storm Rafael Public Advisory Number 6A
05.11Summary for Tropical Storm Rafael (AT3/AL182024)
05.11Tropical Storm Rafael Graphics
05.11Atlantic Tropical Weather Outlook
05.11Eastern North Pacific Tropical Weather Outlook
05.11Tropical Storm Rafael Graphics
05.11Tropical Storm Rafael Forecast Discussion Number 6
More »