Home › EDA Software accelerates SoC verification closure.
 

Keywords :   


EDA Software accelerates SoC verification closure.

2014-01-20 14:31:17| Industrial Newsroom - All News for Today

For IP block-to-chip verification, Incisive v13.2 includes Trident engine that optimizes formal analysis, and constraint engine that speeds Universal Verification Methodology and SystemVerilog testbench simulation. IEEE 1647 e unit testing without simulation cuts debug time for testbench code. For SoC verification, program supports x-propagation to speed SoC reset and low-power simulations. Support for SystemVerilog IEEE 1800-2012 real number modeling enables faster mixed-signal simulation. This story is related to the following:Electronic Design Automation (EDA) Software |

Tags: software soc verification closure

Category:Industrial Goods and Services

Latest from this category

All news
01.07Mentorship in Motion
18.06A Request From the A League of Their Own Womens Special Interest Group
18.06Next MANAchat Series is Scheduled for the Week of August 5
Industrial Goods and Services »
02.07Hurricane Beryl Graphics
02.07Hurricane Beryl Forecast Discussion Number 15
02.07Hurricane Beryl Wind Speed Probabilities Number 15
02.07Hurricane Beryl Forecast Advisory Number 15
02.07Hurricane Beryl Public Advisory Number 15
02.07Summary for Hurricane Beryl (AT2/AL022024)
02.07Levelling up: Can the next government help the UK games industry?
02.07Cheap TVs ahead of Euros help slow price inflation
More »