Home EDA Software accelerates SoC verification closure.
 

Keywords :   


EDA Software accelerates SoC verification closure.

2014-01-20 14:31:17| Industrial Newsroom - All News for Today

For IP block-to-chip verification, Incisive v13.2 includes Trident engine that optimizes formal analysis, and constraint engine that speeds Universal Verification Methodology and SystemVerilog testbench simulation. IEEE 1647 e unit testing without simulation cuts debug time for testbench code. For SoC verification, program supports x-propagation to speed SoC reset and low-power simulations. Support for SystemVerilog IEEE 1800-2012 real number modeling enables faster mixed-signal simulation. This story is related to the following:Electronic Design Automation (EDA) Software |

Tags: software soc verification closure

Category:Industrial Goods and Services

Latest from this category

All news

19.11POWTEX2024 The 25th International Powder Technology Exhibition Tokyo
Industrial Goods and Services »
24.11 Beautiful World CD
24.11VIII
24.11PLUS MADHOUSE( ) 2
24.11KATO 10-1537 415
24.11125f-slim
24.11
24.11olend ona soft bag
24.1110ONKYO
More »