je.st
news
Hierarchical System accelerates silicon testing of SoCs.
2013-09-12 14:30:08| Industrial Newsroom - All News for Today
Offering automated solution for testing analog/mixed-signal IP, digital logic blocks, memory, and interface IP, DesignWare® STAR Hierarchical System creates user-configurable IEEE 1500 interfaces in RTL for each IP and logic block in SoC and integrates them with top-level control module or server while maintaining standard interface at every design hierarchy level. Automatic creation of hierarchical network optimizes area and signal routing and minimizes test integration time. This story is related to the following:Test and Measuring InstrumentsSearch for suppliers of: Semiconductor Testers |
Tags: system
testing
silicon
hierarchical
Category:Industrial Goods and Services