SonicsGN™ v2.2 on-chip network IP improves support for memory subsystems and promotes performance with bandwidth allocation across multiple SoC flows. Incorporated memory subsystem and non-blocking concurrency technologies enable support for DDR4 and LPDDR4 memories for both compute and communication traffic on multi-core SoCs. Features fully support multi-threading capabilities of OCP interface, while scalable model ensures QoS allocates resource bandwidth and minimizes latencies.
This story is related to the following:Electronic Components and DevicesSearch for suppliers of: Chip Networks