je.st
news
Home
› TSMC Selects Berkeley Design Automation Analog FastSPICE Mega For 16-nm FinFET-Based Memory Verification
TSMC Selects Berkeley Design Automation Analog FastSPICE Mega For 16-nm FinFET-Based Memory Verification
2013-05-30 14:00:00| rfglobalnet News Articles
Berkeley Design Automation, Inc., provider of the world’s fastest nanometer circuit verification, recently announced that TSMC is using Analog FastSPICE Mega (AFS Mega) for memory IP verification.
Tags: design
memory
analog
mega
Category:Telecommunications
Latest from this category |
All news |
||||||||||||||||||||
|
|
||||||||||||||||||||