je.st
news
VHDLFPGA Design Engineer
2017-09-08 13:10:11| Space-careers.com Jobs RSS
Since 2010 we are part of the OHB group. With more than 2400 employees in Germany, France, Italy, the UK, Belgium, Luxemburg Sweden, OHB is one of the top players in the European Space technology industry. At Antwerp Space you will be working on exciting and innovative technological projects and frequently exploring new terrain. Let us see what you are capable of and be part of the action when we develop the next generation satellite communication systems. Description of Function He She becomes part of a team experienced in modem developments. He She investigates feasibility of complex system requirements. He She is responsible for the VLSI design of the modem product, from concept phase up to testing. He She can work in team and autonomously. He She cooperates with the other VLSI designers, the system , hardware and software engineers in the team. Job experience Master in Electronics or equivalent through experience PhD in Signal processing or Modem design is an asset Profound knowledge of VLSI design Altera Xilinx Actel Experience with FPGA ASIC design for inspace environments is an asset ECSSstandards At least 510 years of experience in a similar role Bilingual English, Dutch. Job competences Well organised, maintaining overview, being able to distinguish important from less important matters Accurate and resultdriven Possess good communicative skills, being able to express yourself fluently in English. Eager to learn Dynamic, motivated and responsible Flight experience is an asset Location The principle job location is Antwerp Hoboken though short duration missions abroad are part of this challenging job environment. Offer We offer you an attractive salary, with all fringe benefits in a hightech environment Interested? Send your motivation letter and CV to HRMAntwerpspace.be
Tags: design
engineer
design engineer
engineer design
Category:Transportation and Logistics
Latest from this category |
All news |
||||||||||||||||||
|
|||||||||||||||||||