Delivering comprehensive VIP solution for all SAS designs including 24G standard, Synopsys VC VIP for SAS enables system-on-chip teams to accelerate verification closure. Product uses SystemVerilog, UVM-compliant interface for integration into verification environments and for optimal performance. Synopsys VIP is capable of switching speed configurations dynamically at run time and includes extensive and customizable set of frame generation and error injection capabilities.